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Abstract 
 
  In order to serve several experiments simultaneously, 
the Project X requires a programmable chopping system 
to deflect bunches from the initially 162.5MHz CW H- 
beam. A helical 200 Ohm deflector is proposed, which 
needs a ±500V variable pulse length driver with ~2 ns 
rise/fall time at an average repetition rate of 33 MHz. The 
SLAC Hybrid MOSFET/driver Switch Module (HSM) 
has demonstrated 1ns switching of 1 kV into a 30 Ohm 
load during 6 MHz burst operation. This paper presents 
the development and preliminary testing results of a new 
HSM, which is optimized for the Project X chopper driver 
parameters.  
 
 
I. INTRODUCTION 
 
  Project X [1] needs to simultaneously serve several 
experiments with different bunch structures. A 
programmable chopping system is needed to deflect 
unwanted bunches (90%) from the 162.5 MHz CW H- 
beam in an arbitrary pattern. A variable pulse length 
driver with ~2ns rise/fall time is needed by a proposed 
200 Ohm helical deflector. The driver needs to provide 
±500 V flat top pulses with minimal flat top duration of 
1.4 ns. The average switching frequency of the driver is 
33 MHz. No commercially available solid state switches 
can switch at these parameters. 
  A Hybrid MOSFET/driver Switch Module (HSM) was 
designed at the SLAC National Accelerator Laboratory 
using advanced packaging techniques [2], which 
demonstrated 1.4 ns switching with a 1 kV drain-source 
voltage and a 30 Ohm load in 6 MHz burst operation. 
These results showed potential of power MOSFETs in 
ultra-fast switching applications.  
  This paper introduces a new  HSM design,  which was 
optimized for the Project X chopper driver parameters. 
Preliminary results obtained with the HSM are presented. 
 
II. DESIGN 
  
A.  Power dissipation analysis and MOSFET selecting 
  T h e  e x i s t i n g  H S M  w a s  o p t i m i z e d  f o r  l o w  a v e r a g e 
frequency burst operation while the Project X chopper 
driver requires high frequency high duty cycle operation. 
In this operation mode, one major concern is power 
dissipation. 
  MOSFETs in switching operation have three types of 
power losses: conduction loss, switching loss and 
capacitive loss (or Coss loss).  
 
  The conduction loss is the loss due to resistive heating 
when current flow through the MOSFET: 
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  Here  Vds is the applied drain-source voltage; Rdson is the 
on-state resistance of the MOSFET; Rload i s  t h e  l o a d 
resistance.  
  T h e  o n l y  v a r i a b l e  i n  t h i s  f o r m u l a  i s  R dson. Previous 
research of HSM [3] shows MOSFET in ultrafast 
switching may not be fully saturated. As a result, Rdson can 
be as high as 4 times the datasheet value. The modified 
Rdson was used in Table 1 to calculate conduction loss.  
 
  The switching loss is the loss caused by the product of 
switch current and voltage when the MOSFET switches 
between on-state and off-state. Assuming linear change of 
drain current during switching, switching loss can be 
calculated using the following formula. 
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  Here Tswitching i s  s w i t c h i n g  t i m e  ( 2  n s  w a s  u s e d  i n 
calculation);  f is average switching frequency.  
 
  The capacitive loss, or Coss loss, is due to the parasitic 
drain capacitance (Coss). 
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sum of all external capacitors connected to the drain of 
the MOSFET.  
 
  The  Coss of a MOSFET varies with drain-source voltage 
and the relation is highly nonlinear. The Coss value in the 
datasheet (typically measured at Vds = 25V and Vgs= 0V) 
was used in the loss calculation. 
  Table 1 shows selected electrical characteristics of 
some MOSFETs and estimated power losses.  
 
Table 1. Selected electrical characteristics of power 
MOSFETs and power loss estimation 
 
Items 
APT1201R2 
(1kV HSM) 
FQP2N60C 
(NMOS) 
FB1P40 
(PMOS) 
Vdss(V)  1200  600  500 
Rdsonȍ)  1.2  4.7  10.5 
ID(A)  12  2  1.5 
Coss(pF)  365  20  40 
Rise time (ns)  18  25  25 
Fall time (ns)  21  28  30 
Die size(mm
2)  6.9x10.6  2.6x2.0  2.4x2.4 
Loss @ 
400V 
33MHz 
(W) 
Conduction  1.7  50  92 
Switching  12.7  26  28 
Capacitive  4100  144  288 
Total  4114.4  220  407 
 
  APT1201R2 is the MOSFET used in previous HSMs 
(1kV HSM).  The estimated losses for operation at Project 
X parameters, dominated by capacitive losses, are 
unacceptably high, >4 kW. In order to reduce the 
capacitive loss, a MOSFET with smaller Coss must be 
used, which means a smaller die and higher on resistance. 
  A very limited number of power MOSFETs are readily 
available in die-form and all of these would have very 
large power dissipation at the Project X chopper driver 
parameters. On the other hand, almost all packaged 
MOSFETs are available in die form with a minimum 
order quantity of one wafer (or 2000-3000 devices) with a 
long lead time (3-6 months). So dies decapsulated from 
package MOSFETs were used in the prototype HSM.  
  MOSFETs  from  multiple  manufactures  were 
investigated. Among which, FQP2N60C (NMOS) and 
FB1P40 (PMOS) (Table 1) from Fairchild Semiconductor 
were selected because they have the lowest estimated total 
loss among all the devices investigated. 
 
  A  co mmercial  MOSFET  d riv er f ro m  IXYS  w as  used 
for the first prototype. The IXDD415 has a minimal pulse 
w id th o f  6  ns a nd  c a n w o rk a t 4 5 M H z C W c o nd it io ns 
with proper cooling. This driver is appropriate for initial 
test of the average power handling capacity and switching 
speed. The output current of this dual-driver is 15A for 
e a c h  d r i v e r ,  w h i c h  s h o u l d  b e  e n o u g h  t o  s w i t c h  t h e 
selected MOSFETs in 1-2ns. However, the minimum 
pulse width of the driver will limit the minimum output 
pulse width for the reason discussed in the next section. 
 
B.  Circuit topology selection 
 
  A new topology is need for the HSM since the one used 
in previous HSM has two major problems: The first 
problem is turn off time. The turn off time of the old HSM 
is determined by the RC recharging time of the MOSFET 
(Rload  * C oss) .  W i t h  a  2 0 0  O h m  l o a d ,  t h e  o u t p u t 
capacitance must be less than 4.5 pF in order to get a 2ns 
turn off time. No power MOSFET has such a small Coss. 
The other problem is that the pulse length cannot be easily 
changed. 
 A totem pole configuration using complementary 
MOSFETs (Fig. 1) was selected for the new HSM. The 
turn on time of the HSM is determined by the PMOS and 
turn off time by the NMOS, which will not be affected by 
the load impedance. In this configuration, varying the 
delay between the triggers of the NMOS and the PMOS 
can easily change the output pulse length. But the delay 
cannot be smaller than the minimal pulse length of the 
driver (6ns), or shoot-through will occur; which will 
generate extra loss and may damage the power 
MOSFETs.  
 
 
Figure 1. Circuit diagram of the totem pole HSM. 
 
C.  Simulation 
  The design was simulated using PSPICE to validate the 
switching performance and power loss estimation. The 
MOSFET models from the manufacturer were used with 
the parasitic inductors and resistors removed to simulate 
flip chip assembly. Ideal voltage sources were used as 
MOSFET gate drivers. 
  T h e  s i m u l a t i o n  r e s u l t  i s  s h o w n  i n  F i g .  2 .  T h e  H S M 
shows a rise time of 0.86ns and fall time of 0.79ns. The 
energy loss per pulse was derived from the simulation. 
Multiplying those numbers by average switching 
frequency (33MHz) gives a loss of 102W and 142 W for 
NMOS and PMOS respectively.   
Figure 2. Voltage waveform of the load in the PSPICE 
simulation. The rise time and falling time is 0.86ns and 
0.79ns respectively. The peak voltage is 480V for 500 V 
drain-source voltage. 
 
III. PRELIMINARY REUSLTS 
 
A.  HSM fabrication 
  The NMOS, PMOS and gate driver were decapsulated 
and assembled on an Aluminum Nitride (AlN) PCB. Fig. 
3 shows photos of the dies and the assembled PCB.  
  The decapsulated ICs were visually inspected for 
defects before assembly. The surfaces of those dies were 
generally clean, with minor residue from the Al bonding 
wires. Unlike the epoxy flip chip method used for the ILC 
HSM [2], a reflow process was used so that the board is 
suitable for high temperature operation.  
 
 
Figure 3. Photos of the dies and the PCB after flip chip 
assembly. Residue of the Al bonding wires (the black 
objects on the dies) can be found on all dies. 
 
B.  Test setup and results 
  The HSM was tested for single shot switching, pulse 
length variation, and burst operation. The cooling system 
was under development and the HSM will be tested for 
average power in the near future. 
  The switching performance of the HSM was tested 
under different drain-source voltages. The results are 
shown in Fig. 4. The HSM produced a 373 V output 
voltage amplitude with 400V drain-source voltage, which 
implies the PMOS has a ~12.5 Ohm Rdson. The output 
voltage amplitude increases linearly with Vds,  which 
implies that Rdson d o e s  n o t c h a n g e  w i t h o u t p u t c u r r e n t . 
The switching speed of the PMOS and NMOS were 2.4ns 
and 1.5ns respectively at 400V Vds.  
 
Figure 4. S w itc h p e rf o rm a nc e o f  the H S M w ith a 2 0 0 
Ohm load. 
 
  V a r y i n g  t h e  d e l a y s  b e t w e e n  P M O S  a n d  N M O S 
triggers changes the output pulse length. Fig. 5 shows 
output pulses of two different lengths: 10 ns on the left 
and 30 ns on the right. As discussed in the previous 
section, the HSM was not tested at high voltage for 
shorter than 10ns to avoid shoot through.  
 
 
Figure 5. Output waveforms with different pulse 
lengths;10 ns on the left and 30 ns on the right. 
 
  Burst operation was also tested, no distortion of the 
output waveforms was observed. Due to the limitation of 
the trigger generator, the burst rate is only 14 MHz. With 
better equipment, the system will be tested at the required 
162.5 MHz burst operation. 
 
 
Figure 6. Output waveform at 14MHz burst operation.   
IV. SUMMARY 
 
 A high repetition rate Hybrid MOSFET/driver 
Switching Module (HSM) has been designed for the 
Project  X  chopper  driver.  Preliminary  test  shows  the 
module can switch 400 V into 200 Ohm load with a rise 
time of 2.4 ns and fall time of 1.5ns. The output pulse 
le ng t h c a n b e tu ne d to  a m i ni mu m le ng t h o f  1 0 ns . N o 
distortion or degradation of switching performance was 
o b s e rv e d in 1 4 M H z b u rs t o pe ra tio n . T he H S M w ill b e 
tested for average power handling once the cooling 
system is installed.   
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